Welcome to the first issue of the IEEE Transactions on Multiscale Computing Systems (TMSCS). IEEE TMSCS is a new journal devoted to computing systems that exploit multiscale and multi-functionality. Multiscale and multi-functionality computing are very rich fields. The traditional computing domain is transitioning in to exciting new directions due to several emerging technologies and advanced applications such as: massive many core processing platforms, nano architectures, big data driven applications, mapping of the brain, and molecular-scale computing. Consequently, multiscale and multi-functional computing have become a topic of increasing importance and emphasis in both research and graduate/undergraduate computer science and computer engineering education.
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